

## An Efficient Nano Scale Sequential Circuits with Clock Inherent Capability In QCA For Fast Computation Paradigm

S. Lekashri<sup>1\*</sup>, R. Ramya<sup>2</sup>, A. N. Duraivel<sup>3</sup>, K. Kalpana<sup>4</sup>

<sup>1</sup>Associate Professor, Department of ECE, Kings Engineering College, Chennai.

\* Corresponding Author Email: [lekashri@kingsedu.ac.in](mailto:lekashri@kingsedu.ac.in) - ORCID: 0000-0003-2204-2212

<sup>2</sup>Associate Professor, Department of ECE, Saveetha School of Engineering, SIMATS, Chennai.

Email: [ramyar.sse@saveetha.com](mailto:ramyar.sse@saveetha.com) - ORCID: 0000-0001-6513-0277

<sup>3</sup>Associate Professor, Department of Electronics and Communication Engineering, Kings Engineering College,

Email: [duraivel.n@gmail.com](mailto:duraivel.n@gmail.com) - ORCID: ORCID: 0000-0002-2592-1434

<sup>4</sup>Associate Professor, Department of ECE, Hindusthan Institute of Technology, Coimbatore.

Email: [kalpanakasingam81@gmail.com](mailto:kalpanakasingam81@gmail.com) - ORCID: 0000-0002-7823-4267

### Article Info:

DOI: 10.22399/ijcesen.840

Received : 25 June 2024

Accepted : 31 December 2024

### Keywords :

D type Flip Flop (DFF),  
QCA Technology,  
Pulse Generator,  
QCA Designer,  
E tool.

### Abstract:

Quantum-Dot Cellular Automata is a cutting-edge nanotechnology emerging in the globe, has supplanted the conventional CMOS technologies. Because it doesn't use electric current, this method uses less power because of the Coulomb interaction. This sequential circuit design concept is the most challenging approach in the field of QCA technology. In this proposed study, to design a novel D type flip-flop with pulse generator is included. This plan involves the design of n-bit counter using frequency divider approach. In this approach a novel D flip-flop worked with pulse generator. The QCA Designer, which compares the simulation findings with the suggested constructed circuits, is used to implement the suggested technique. The QCA Designer E tool is used to verify the power usage, which forms the basis of the performance analysis. The suggested plan provides the lowest power and improved performance factors based on the examination of the current approaches.

## 1. Introduction

As the integration density increased, CMOS technology introduced a novel adjustment to the scaling factor [1-7]. The complexity level climbs as a transistor size decreases, leading to an increase in power depletion and consistency variables examined by Compano R et al [8]. QCA Technology and CNTs (Carbon Nanotubes) are examples of innovative nanotechnology designs that use a number of elements to get over current flaws. Because electric current, which tends to transport information about the logic processes, is eliminated when using QCA technology, power consumption is minimal. Less than the channel length of the CMOS production process, the proposed QCA Technology has characteristics like the 2–18 nm length examined.

According to Amlani et al. [3], the Quantum-Dot Cellular Automata Technology's range is typically measured in THz. The primary component utilized

in the construction of sequential circuits is flip-flop (FF). QCA technology reduces the reliability challenges associated with circuit design and synchronous factors in sequential circuits. Numerous studies were conducted in the realm of design with regard to the Flip Flop (FF) design. The area and latency variables are the primary determinants of Flip Flop design, which suggests a reduction in power usage. Flip Flop (FF) is designed using Quantum-Dot Cellular Automata (QCA) Technology without taking into account any regular or symmetrical designing structures. Technical issues like the same circuit having a different Flip Flop (FF) occur from the inconsistencies in the varied Flip Flop (FF) designs. The main difficulty that leads to increased area consumption and latency issues is the interconnection of different Flip Flops (FF) kinds. Numerous surveys have been conducted based on the data and computational examination of the system, which is known as processing-by-wire and

memory-in-motion by Amlani et al. [3]. Registers and counters make up the majority of sequential circuits, which are often utilized in the design industry [9-31]. The two components of the system—counting pulses and dividing frequency—are what make counters unique. Yang et al. [32] conducted a number of surveys about the examination of traditional designs utilized in digital systems. With the use of D type Flip Flop and a pulse generator circuit, the suggested article suggests a revolutionary robust QCA design. Lastly, counters based on frequency dividers using the single layer approach are built.

The following portion of this article will provide a detailed explanation of D type Flipflop with pulse generator in QCA Design. The proposed research with existing designs is presented in Sections II. With the help of proposed D type Flip-flop to design a synchronous counter is presented in section III. The section IV covered the results for the proposed designs. In Section V, conclusions and discussions on potential future implementation strategies were conducted.

**2. Research Approach**

**2.1 Existing QCA Designs for Different Types of Flip-Flops**

Sequential circuit execution in QCA technology is dependent on a number of factors, including consistency, low power consumption, and fast speed, as examined by Sheikhfaal et al. [21]. Because of its synchronous mechanism and complicated architecture, QCA technology offers a wide range of current applications compared to sequential technology. The power consumption will be low since sequential circuits are becoming more and more important. Flip-Flop contributes significantly to the system's relevance in this sequential circuit. In existing design in Flip-Flop, few designs used line-based or loop-based structural design due to changes in the inherent capabilities. The design should be classified as either loop-based or line-based as the goal is to reduce the complexity.

**2.2 Earlier D Type Flip-Flop**

The D type flip flop, which is made of wire with delay, is a component of QCA technology. However, building a sequential circuit is inefficient. due to limitations in timing and synchronization when putting sequential circuits into practice. A clock is connected to QCA flip flops via an external input in order to alter the cause. The D flip flop is coupled with QCA technology based on such

limitations. The concept's implementation is displayed below. The D-FF level triggered version of QCA in Vetteth et al. [29] has a loop-oriented structure and The QCA D-FF technology is optimized using a coplanar wire crossing method. Figure 1 illustrates the QCA layout graphically. Crossover wires are absent from the meanwhile loop-oriented D-FF constructed with 90° QCA cells, as seen in Figure 2,3 and 4, respectively. The design of the QCA multiplexer is loop-oriented. Figure 5 and 6 shows the flip-flop design using majority gate that was presented in Rezaei et al. [19] and Abutaleb [1]. Compared to flip flops with line-based designs, it contains fewer cells.



Figure 1. Presented in [9].




Figure 2. Presented in [11].




Figure 3. Presented in [13].




Figure 4. Presented in [21].




Figure 5. Presented in [23].




Figure 6. Presented in [31].

### 2.3 Suggested design D-type flip-flop

In the implementation of QCA, a pulse generator with D-FF is introduced. With a clock input, the counter measures rely on a frequency divider. Figure 7(a), 7(b), and 7(c) illustrate the a graphic symbol and a gate and majority gate based structure, whereas D and CLK were the inputs containing memory elements. It has several functions, such as converting D into Q and maintaining Q. Eq. (1) expresses the creation of logical functions pulses in D-FF. Eq. (2) illustrates how the formulation of the design equation depends on the majority voter gates, which are essential components of QCA circuits.

$$Q = (D \cdot clk) + (Qt-1 \cdot clk) \quad (1)$$

$$Q = \text{Majority}(\text{Majority}(D, clk, 0) \text{Majority}(Qt-1, clk, 0), '1') \quad (2)$$

Table 1 displays the D-FF implementation. According to the table, input D stores in output Q cause 1 to stimulate the CLK (clock). And when CLK is inverted by 0, the output stays the same. The pulse generator's QCA architecture with D-FF in Figure 8 calls for several gates connected by two subsequent gate-levels.

Table 1. Truth Table for D FF.

Clk	Data Input	Qt	State
0	0	Qt-1	Hold
0	1	Qt-1	Hold
1	0	0	Transparent
1	1	1	Transparent




Figure 7. Proposed Designs of D type Flip-flop (a) Pictogram (b) Circuit Diagram using logic gates (c) Circuit diagram using Majority Gates.






Figure 8. Suggested QCA layout for D FF with pulse generator.

### 3. Suggested Designs in Counter

#### 3.1 Concept of Divide-by-2 Counters



(a) Circuit Diagram



(b) Proposed Design

Figure 9. Divide-by-2 counters.

While logical and digital circuits provide a way to reduce the input pulse train by two factors, it can

also do D type logic flip flops. In this concept the Qbar output for D flip-flop is connected to the input. This straightforward method of training pulses from the arriving side functions as a clock for the device, data for the D input, and a clock for the output. If Q output level 1 is present, it indicates that Qbar output is 0. Additionally, the output turns to 0 as the data is clocked through output Q on the subsequent positive edge. The Qbar output is timed one more after repeating. Additionally, it is the reverse of Q output in that the states change periodically as output varies. On the positive going edges of the approach heartbeat clock stream, it is typically observed that the circuit's yield just changes states. Per positive edge occurs once per cycle, with the exception that the D-type circuit's yield requires two changes to complete a cycle. This suggests that the yield from the D-type circuit varies at a significant rate that corresponds to the upcoming cardiac pulse train. That is, it has been split in half. Figure 9(a) and 9(b) show the QCA-based divide by two counter schematic and QCA design.


#### 3.2 n-bit Asynchronous Counter

The n-bit asynchronous counter is the primary component of the suggested approach. The clock synchronization pulses that are utilized to construct the 2n counter and n-bit asynchronous counter that makes up the counter. Through the circuits' level, which is shown as D-FF, the noise level during the clock signal is reduced. The register or pattern generator, which is a feature of a specific output based on different binary sequences, is primarily responsible for the counter analysis's fast speed, low power consumption, and consistency. The clock signal is a representation of the binary sequence that serves as an input signal. Data is sent from the input system to the output system using this clock signal.


The categorization range of the synchronous counter and the asynchronous n-counter is determined by the increase in the count value as one or many. Counters, often known as "cascaded" or "divide by n counters," are created by connecting n input signals to the output signal; the number n in the counter denotes the number of stages in the counter base. The modulus, or "MOD," which counts the output states that return the input value itself, is represented by the two phases above. The following n-bit asynchronous counter employing the frequency divider principle, as illustrated in Figure 10, makes up the diagrammatic representation of the suggested work. Figures 11(a) and 11(b) in this study show the suggested design for a 2 bit and n-bit counter in QCA technology



(a)




(b)



(c)

Figure 10. Simulation outputs for the suggested designs (a)Pulse Generator (b)D type Flipflop (c ) Divide by 2 bit counter.



(a) (b)  
**Figure 11.** Proposed QCA Layout for Asynchronous Counter (a) 2 bit (b) n bit.

**Table 2.** Comparison table with existing designs.

Existing in	No of Cells	Area (in $\mu\text{m}^2$ )	Latency (in $10^{-12}\text{s}$ )	Average Energy dissipation (in eV)	Circuit Simulation Time (in Seconds)
[9]	65	0.07	1.7	2.5e-003	56
[11]	48	0.04	1.5	1.3e-003	39
[13]	33	0.02	1.2	1.7e-003	27
[21]	29	0.02	0.7	1.7e-003	22
[23]	40	0.01	0.5	1.3e-003	30
[31]	25	0.01	0.25	1.4e-003	22
<b>Suggested D type Flip flop</b>	<b>21</b>	<b>0.03</b>	<b>0.01</b>	<b>6.8e-004</b>	<b>18</b>

**Table 3.** Comparison table of QCA Counter with existing work.

Presented in	Crossover	Cell Count	Area (in $\mu\text{m}^2$ )	Latency (in $10^{-12}\text{s}$ )
[19]	No	615	1.0	3
[21]	Yes	422	0.45	1.5
[24]	Yes	285	0.31	1.5
[31]	No	236	0.32	2.0
[32]	No	190	0.20	2.0
<b>Proposed Counter</b>	<b>Yes</b>	<b>110</b>	<b>0.28</b>	<b>0.5</b>

It is evident from the simulation results above that the power of the suggested work is lower than that of the current work. The QCA Designer and QCA Designer-E tools, which are described in Tables 2 and 3, were used to conduct this study.

The suggested design has reduced complexity and less power dissipation, based on observations made using different simulation results. Because of its reduced latency and power consumption, the

suggested QCA D-FF may be utilized with the development of digital systems.

#### 4. Result and Discussion

In this section the results presented with cell count, area, latency, power dissipation and simulation time for the proposed designs of D type flip-flop and counter. For findings of performance matrices by using QCA Designer tool and to calculate the

energy power dissipation can be done by QCA Designer E tool. Every clock cycle with a gain of zero is used to represent this clock sequence. Variable D represents the input waveform with the different binary bit values. In order to send the output waveform, which is represented by the variable Q, the logic first initializes the clock (CLK) as a bit value of 1. Although the waveform changes, the output stays the same. Figures 10(a) and 10(b) show the simulated waveform of the D flip-flop and the stimulated waveform for the pulse generator. Energy levels for the outputs reached the maximum values like  $\pm 9.97e-001$ . In table 2 comparison made with the existing and proposed designs of D type flip-flop with various performance matrices. Table 3 shows the comparison of performance matrices for counter design with existing designs. Figure 10 shows the output waveform, which shows the estimated polarization rate of the two-bit counter, which varies from  $\pm 9.94e-001$ . It is investigated that the accuracy level rises and the suggested QCA D-FF has a greater polarization rate. States like 0(00) to 4(11) are represented by the system's rectangle box. The effectiveness of the suggested QCA implementation is demonstrated by the simulation results.

The simulation research compares the QCA structures' complexity to that of the current designs. Chart 1. Comparison chart existing and suggested D type FF. Similar works were done and reported in the literature [33-39].

## 5. Conclusion

The suggested work makes a first attempt to create a revolutionary robust Quantum-Dot Cellular Automata (QCA) architecture using an n-bit asynchronous counter and D-Flip Flop (D-FF). The power and implementation complexity that can be shown using the QCA Designer-E tool determine how efficient the designing factor. Quantum-Dot Cellular Automata (QCA) cell design, coverage area, circuit delay factor, and power consideration are some of the metrics that are used in the implemented technology. It is evident from Tables 2 and 3 that the suggested approach, Quantum-Dot Cellular Automata with D-Flip Flop (QCA D-FF), is more efficient than the current design strategy. Since they span a large portion of the circuit, counters are likewise regarded as a key component in the design process. As a consequence, the simulation results of the implemented work shown that it has improved polarization factor with decreasing delay factor, reduced cell usage, and lowest area coverage. Because the suggested approach reduces power consumption and improves

performance analysis, it is mostly used in the building of high-speed digital systems.

## Author Statements:

- **Ethical approval:** The conducted research is not related to either human or animal use.
- **Conflict of interest:** The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper
- **Acknowledgement:** The authors declare that they have nobody or no-company to acknowledge.
- **Author contributions:** The authors declare that they have equal right on this paper.
- **Funding information:** The authors declare that there is no funding to be acknowledged.
- **Data availability statement:** The data that support the findings of this study are available on request from the corresponding author. The data are not publicly available due to privacy or ethical restrictions.

## References

- [1] Abutaleb, M. M. (2017). Robust and efficient quantum-dot cellular automata synchronous counters. *Microelectronics Journal*. 61;6-14. <https://doi.org/10.1016/j.mejo.2016.12.013>.
- [2] Orlov, A. O., Amlani, I., Bernstein, G. H., Lent, C. S., & Snider, G. L. (1997). Realization of a Functional Cell for Quantum-Dot Cellular Automata. *Science*. 277(5328);928-930. <https://doi.org/10.1126/science.277.5328.928>.
- [3] Amlani, I., Orlov, A. O., Toth, G., Bernstein, G. H., Lent, C. S., & Snider, G. L. (1999). Digital Logic Gate Using Quantum-Dot Cellular Automata. *Science*. 284(5412);289-291. <https://doi.org/10.1126/science.284.5412.289>.
- [4] Amlani, I., Orlov, A. O., Kummamuru, R. K., Bernstein, G. H., Lent, C. S., & Snider, G. L. (2000). Experimental demonstration of a leadless quantum-dot cellular automata cell. *Applied Physics Letters*. 77(5);738-740. <https://doi.org/10.1063/1.127103>.
- [5] Angizi, S., Navi, K., Sayedsalehi, S., & Navin, A. H. (2014). Efficient Quantum Dot Cellular Automata Memory Architectures Based on the New Wiring Approach. *Journal of Computational and Theoretical Nanoscience*. 11(11);2318-2328. <https://doi.org/10.1166/jctn.2014.3646>.
- [6] Angizi, S., Sayedsalehi, S., Roohi, A., Bagherzadeh, N., & Navi, K. (2015). Design and verification of new n-bit quantum-dot synchronous counters using majority function-based JK flip-flops. *Journal of Circuits, Systems, and Computers*. 24;1550153:1-17. <https://doi.org/10.1142/S0218126615501534>.

- [7] Sen, B., Dutta, M., Goswami, M., & Sikdar, B. K. (2014). Modular design of testable reversible ALU by QCA multiplexer with increase in programmability. *Microelectronics Journal*. 45(11);1522-1532. <https://doi.org/10.1016/j.mejo.2014.08.012>
- [8] Compano, R., Molenkamp, L., & Paul, D. J. (2000). Technology Roadmap for Nanoelectronics. *European Commission IST Programme, Future and Emerging Technologies*. 1-81. <https://doi.org/10.13140/RG.2.2.33846.06727>.
- [9] Dehkordi, M. A., Shamsabadi, A. S., Ghahfarokhi, B. S., & Vafaei, A. (2011). Novel RAM cell designs based on inherent capabilities of quantum-dot cellular automata. *Microelectronics Journal*. 42;701-708. <https://doi.org/10.1016/j.mejo.2011.02.006>.
- [10] Goswami, M., Kumar, B., Tibrewal, H., & Mazumdar, S. (2014). Efficient realization of digital logic circuit using QCA multiplexer. *IEEE 2nd International Conference on Business Information Management (ICBIM)*. 165-170. <https://doi.org/10.1109/ICBIM.2014.6970972>.
- [11] Hashemi, S., & Navi, K. (2012). New robust QCA D flip-flop and memory structures. *Microelectronics Journal*. 43;929-940. <https://doi.org/10.1016/j.mejo.2012.10.007>.
- [12] Hu, X. S., Crocker, M., Niemier, M., Yan, M., & Bernstein, G. (2006). PLAs in Quantum-dot Cellular Automata. *IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures*. 242-250. <https://doi.org/10.1109/isvlsi.2006.73>.
- [13] Iqbal Reshi, J., Bandy, M. T., Khan, F., & Day, A. (2015). Sequential circuit design using quantum-dot cellular automata. *International Conference in Commune*. 316-318. <https://doi.org/10.13140/RG.2.1.1759.4326>.
- [14] Kim, K., Wu, K., & Karri, R. (2006). Quantum-dot cellular automata design guideline. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*. 89;1607-1614. <https://doi.org/10.1093/ietfec/e89-a.6.1607>.
- [15] Lent, C. S., Liu, M., & Lu, Y. (2006). Bennett clocking of quantum dot cellular automata and the limits to binary logic scaling. *Nanotechnology*. 17(16);4240-4251. <https://doi.org/10.1088/0957-4484/17/16/040>.
- [16] Lent, C. S., Tougaw, P. D., & Porod, W. (2003). Quantum-Dot Cellular Automata. In J. P. Bird (Ed.), *Electron Transport in Quantum Dots*. Springer. 397-431. [https://doi.org/10.1007/978-1-4615-0437-5\\_10](https://doi.org/10.1007/978-1-4615-0437-5_10).
- [17] Mohammadi, M., Mohammadi, M., & Gorgin, S. (2016). An efficient design of full adder in quantum-dot cellular automata (QCA) technology. *Microelectronics Journal*. 50;35-43. <https://doi.org/10.1016/j.mejo.2016.02.004>.
- [18] Ravichandran, R., Lim, S. K., & Niemier, M. (2005). Automatic cell placement for quantum-dot cellular automata. *Integration, the VLSI Journal*. 38;541-548. <https://doi.org/10.1016/j.vlsi.2004.07.002>.
- [19] Rezaei, A. (2018). Design and test of new robust QCA sequential circuits. *International Journal of Nanoscience and Nanotechnology*. 14(4);297-306.
- [20] Sabbaghi-Nadooshan, R., & Kianpour, M. (2014). A novel QCA implementation of MUX-based universal shift register. *Journal of Computational Electronics*. 13;198-210. <https://doi.org/10.1007/s10825-013-0500-9>.
- [21] Sheikhfaal, S., Angizi, S., Sarmadi, S. M. H., & Sayedsalehi, S. (2015). Designing efficient QCA logical circuits with power dissipation analysis. *Microelectronics Journal*. 46(6);462-471. <https://doi.org/10.1016/j.mejo.2015.03.016>.
- [22] Shamsabadi, A. S., Ghahfarokhi, B. S., Zamanifar, K., & Movahedinia, N. (2009). Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study. *Journal of Systems Architecture*. 55(3);180-187. <https://doi.org/10.1016/j.sysarc.2008.11.001>.
- [23] Sheikhfaal, S., Navi, K., Angizi, S., & Navin, A. H. (2015). Designing High Speed Sequential Circuits by Quantum-Dot Cellular Automata: Memory Cell and Counter Study. *Quantum Matter*. 4(2);190-197. <https://doi.org/10.1166/qm.2015.1192>.
- [24] Taskin, B., & Hong, B. (2008). Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. 16(12);1648-1656. <https://doi.org/10.1109/tvlsi.2008.2003171>.
- [25] Tóth, G., & Lent, C. S. (1999). Quasiadiabatic switching for metal-island quantum-dot cellular automata. *Journal of Applied Physics*. 85(5);2977-2984. <https://doi.org/10.1063/1.369063>.
- [26] Vankamamidi, V., Ottavi, M., & Lombardi, F. (2008). Two-dimensional schemes for clocking/timing of QCA circuits. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 27(1);34-44. <https://doi.org/10.1109/TCAD.2007.907020>.
- [27] Vankamamidi, V., Ottavi, M., & Lombardi, F. (2005). A line-based parallel memory for QCA implementation. *IEEE Transactions on Nanotechnology*. 4;690-698. <https://doi.org/10.1109/TNANO.2005.858589>.
- [28] Vankamamidi, V., Ottavi, M., & Lombardi, F. (2008). A Serial Memory by Quantum-Dot Cellular Automata (QCA). *IEEE Transactions on Computers*. 57(5);606-618. <https://doi.org/10.1109/tc.2007.70831>.
- [29] Vetteth, K., Walus, K., Dimitrov, V. S., & Jullien, G. A. (2003). Quantum-dot cellular automata of flip-flops. *ATIPS Laboratory*.
- [30] Wang, S., & Cai, L. (2007). Novel exclusive-OR gate and full adder implementation using quantum cellular automata. *Solid-State Phenomena*. 121-123;565-569. <https://doi.org/10.4028/www.scientific.net/SSP.121-123.565>.
- [31] Wang, W., Walus, K., & Jullien, G. A. (2003). Quantum-Dot Cellular Automata Adders. *Proceedings of the Third IEEE Conference on Nanotechnology*. 461-464. <https://doi.org/10.1109/NANO.2003.1231818>.

- [32] Yang, X., Cai, L., Zhao, X., & Zhang, N. (2010). Design and simulation of sequential circuits in quantum-dot cellular automata: falling edge-triggered flip-flop and counter study. *Microelectronics Journal*, 41;56-63. <https://doi.org/10.1016/j.asej.2017.05.010>.
- [33] Praveen Kumar Lendale, N.M Nandhitha, & Sravanthi Chutke. (2024). Fusion of Wiener Filtering and BM3D Denoising for Improved Image Restoration. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.702>
- [34] GUNDA, P., & Thirupathi Rao KOMATI. (2024). Integrating Self-Attention Mechanisms For Contextually Relevant Information In Product Management. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.651>
- [35] PATHAPATI, S., N. J. NALINI, & Mahesh GADIRAJU. (2024). Comparative Evaluation of EEG signals for Mild Cognitive Impairment using Scalograms and Spectrograms with Deep Learning Models. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.534>
- [36] ÖZNACAR, T., & ERGENE, N. (2024). A Machine Learning Approach to Early Detection and Malignancy Prediction in Breast Cancer. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.516>
- [37] Taşkaya, S., Wu, D., Kurt, M., Liao, Y., Xu, J., & Liao, W. (2024). Exploring the Application of Building Information Modeling (BIM) in Town Planning: Key Roles in the Relationship Between Buildings and Parcels. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.459>
- [38] Kılıçarslan, M. (2024). The Effect of Emotional Intelligence on Social Media Advertising Perception. *International Journal of Computational and Experimental Science and Engineering*, 10(1). <https://doi.org/10.22399/ijcesen.293>
- [39] Amal V. PURUSHOTHAMAN, S. MUTHUKUMARAN, & Deepesh VIMALAN. (2024). Investigation of heat generation calculations in numerical modelling of friction stir welding. *International Journal of Computational and Experimental Science and Engineering*, 10(4). <https://doi.org/10.22399/ijcesen.558>