Anjaiah Talamala, Patro AK, Pinninti K. Implementation of An Ultra-Low-Power High-Speed CLB Using A Memory Element And Its Power Dissipation Analysis for FPGA with Quantum-dot Cellular Automata. IJCESEN [Internet]. 2025 Feb. 21 [cited 2025 Feb. 22];11(1). Available from: https://ijcesen.com/index.php/ijcesen/article/view/1066