1.
Phani Suresh Paladugu. PCIe and CXL Interconnects for AI Accelerators: Performance, Latency, and Telemetry. IJCESEN [Internet]. 2026 Feb. 25 [cited 2026 Feb. 26];12(1). Available from: https://ijcesen.com/index.php/ijcesen/article/view/4956