Advanced Timing Closure Techniques in Full Chip Integration of Adaptive SoCs
DOI:
https://doi.org/10.22399/ijcesen.4369Keywords:
Timing Closure, Adaptive System-on-Chip (SoC), Static Timing Analysis (STA), Machine Learning in EDA, Multi-Mode Multi-Corner (MMMC) AnalysisAbstract
Meeting strict timing specifications in full-chip integration is becoming increasingly challenging with the growing adoption of adaptive system-on-chip (SoC) architectures. SoCs that incorporate programmable logic, Dynamic Voltage and Frequency Scaling (DVFS), and heterogeneous compute instances will require more advanced analysis methods as they are operating within the picosecond range. Such SoCs featuring programmable logic as well as Dynamic Voltage and Frequency Scaling (DVFS), and heterogeneous compute instances will need more powerful methods to analyze than the picoseconds range. This paper explores the extended timing closure techniques explicitly applied to full-chip implementations of adaptive SoCs, including Multi-Mode Multi-Corner (MMMC) analysis, hierarchical abstraction, and machine learning-aided path optimization. The issues of the Incremental Design Verification (IDV), Clock Domain Crossings (CDCs), and Advanced Formal Signoff (AFS) are given special concerns. Real-time design feedback is integrated with the capability of AI-based timing anomaly detection. It also highlights the application of physical-aware timing ECOs (Engineering Change Orders) and accumulated P&R flows as an example of improved closure efficacy. By using comprehensive case studies and empirical measurements, it shows that the provisional tools and techniques facilitate significant improvement of timing convergence, accuracy, performance predictability, and preparation of post-silicon validation. The findings are indicative of scalable and adaptive timing techniques that are increasingly gaining relevance to future SoC design, where timing design closure will have to assimilate both the static and dynamic system responses.
References
1. Sheng, D., Lin, H. R., & Tai, L. (2021). Low-Process–Voltage–Temperature-Sensitivity Multi-Stage Timing Monitor for System-on-Chip Applications. Electronics, 10(13), 1587. DOI: https://doi.org/10.3390/electronics10131587
2. Jasmin, M., & Philomina, S. Runtime adaptive Dynamic Voltage Frequency Scaling technique for reducing the power consumption in Multi-Processor System On Chip.
3. Li, B., Chen, N., Schmidt, M., Schneider, W., & Schlichtmann, U. (2009, April). On hierarchical statistical static timing analysis. In 2009 Design, Automation & Test in Europe Conference & Exhibition (pp. 1320-1325). IEEE. DOI: https://doi.org/10.1109/DATE.2009.5090869
4. N. Karimi and K. Chakrabarty, "Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 9, pp. 1395-1408, Sept. 2013, doi: 10.1109/TCAD.2013.2255127. DOI: https://doi.org/10.1109/TCAD.2013.2255127
5. Damsgaard, H. J., Grenier, A., Katare, D., Taufique, Z., Shakibhamedan, S., Troccoli, T., ... & Nurmi, J. (2024). Adaptive approximate computing in edge AI and IoT applications: A review. Journal of Systems Architecture, 150, 103114. DOI: https://doi.org/10.1016/j.sysarc.2024.103114
6. Kalapothas, S., Flamis, G., & Kitsos, P. (2022). Efficient edge-AI application deployment for FPGAs. Information, 13(6), 279. DOI: https://doi.org/10.3390/info13060279
7. Reddy, K. V. UVM-BASED POWER-AWARE VERIFICATION CLOSURE USING DYNAMIC VOLTAGE AND FREQUENCY SCALING (DVFS) MODELS.
8. Jain, A. M., & Blaauw, D. (2004, February). Modeling flip flop delay dependencies in timing analysis. In ACM/IEEE Timing Issues (TAU) Workshop, Austin, TX.
9. Hatami, S., Abrishami, H., & Pedram, M. (2008, May). Statistical timing analysis of flip-flops considering codependent setup and hold times. In Proceedings of the 18th ACM Great Lakes symposium on VLSI (pp. 101-106). DOI: https://doi.org/10.1145/1366110.1366135
10. Fu, C. (2023). Machine Learning Techniques for Early Identification of Timing Critical Flip-Flops in Digital IC Designs (Doctoral dissertation). DOI: https://doi.org/10.1109/ISVLSI59464.2023.10238658
11. Madhuri, G. M. G., & Selvakumar, J. Machine-Learning Techniques for Predicting Post-CTS Worst Negative Slack.
12. Raha, A., Kim, S. K., Mathaikutty, D. A., Venkataramanan, G., Mohapatra, D., Sung, R., ... & Chinya, G. N. (2021, February). Design considerations for edge neural network accelerators: An industry perspective. In 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)(pp. 328-333). IEEE. DOI: https://doi.org/10.1109/VLSID51830.2021.00061
13. Li, B., Chen, N., Xu, Y., & Schlichtmann, U. (2013). On timing model extraction and hierarchical statistical timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(3), 367-380. DOI: https://doi.org/10.1109/TCAD.2012.2228305
14. Owen, A., & Davids, L. (2025). Timing Closure Verification of DDR PHY Interfaces Across PVT Corners Using Advanced STA Techniques.
15. Guo, G. (2023). Parallel and heterogeneous computing for static timing analysis (Doctoral dissertation, University of Illinois at Urbana-Champaign).
16. Zhao, Z., Zhang, S., Liu, G., Feng, C., Yang, T., Han, A., & Wang, L. (2022). Machine-learning-based multi-corner timing prediction for faster timing closure. Electronics, 11(10), 1571. DOI: https://doi.org/10.3390/electronics11101571
17. Ganesan, S. (2025). Advanced Timing Closure Methodologies for High-Performance Neural Network Accelerators: A Comprehensive Framework. Journal Of Engineering And Computer Sciences, 4(8), 158-166.
18. Hu, J., & Kahng, A. B. (2023, October). the inevitability of AI infusion into design closure and signoff. In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD) (pp. 1-7). IEEE. DOI: https://doi.org/10.1109/ICCAD57390.2023.10323684
19. Jiang, W., Chhabria, V. A., & Sapatnekar, S. S. (2024, September). IR-aware ECO timing optimization using reinforcement learning. In Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD (pp. 1-7). DOI: https://doi.org/10.1145/3670474.3685945
20. Xing, W. W., Wang, L., Wang, Z., Shi, Z., Xu, N., Cheng, Y., & Zhao, W. (2024). Multicorner Timing Analysis Acceleration for Iterative Physical Design of ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 43(7), 2151-2162. DOI: https://doi.org/10.1109/TCAD.2024.3361401
21. Simons, B. (2005). An overview of clock synchronization. Fault-Tolerant Distributed Computing, 84-96. DOI: https://doi.org/10.1007/BFb0042327
22. Buckler, M., & Burleson, W. (2014, March). Predictive synchronization for DVFS-enabled multi-processor systems. In Fifteenth International Symposium on Quality Electronic Design (pp. 270-275). IEEE. DOI: https://doi.org/10.1109/ISQED.2014.6783336
23. Rahmani, A. M., Liljeberg, P., Plosila, J., & Tenhunen, H. (2010, May). Power and performance optimization of voltage/frequency island-based networks-on-chip using reconfigurable synchronous/bi-synchronous FIFOs. In Proceedings of the 7th ACM international conference on Computing frontiers (pp. 267-276). DOI: https://doi.org/10.1145/1787275.1787335
24. MARCHESE, A. (2015). A DVFS-capable heterogeneous network-on-chip architecture for power constrained multi-cores.
25. Yeung, P., & Mandel, E. (2015, November). Multi-Domain Verification of Power, Clock and Reset Domains. In Haifa Verification Conference (pp. 245-255). Cham: Springer International Publishing. DOI: https://doi.org/10.1007/978-3-319-26287-1_15
26. Ye, Y., Xu, P., Ren, L., Chen, T., Yan, H., Yu, B., & Shi, L. (2024). Learning-driven physically-aware large-scale circuit gate sizing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. DOI: https://doi.org/10.1109/TCAD.2024.3488577
27. Bai, L., & Chen, L. (2018, October). Machine-learning-based early-stage timing prediction in SoC physical design. In 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) (pp. 1-3). IEEE. DOI: https://doi.org/10.1109/ICSICT.2018.8565778
28. P. Liao, S. Liu, Z. Chen, W. Lv, Y. Lin and B. Yu, "DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting," 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 2022, pp. 939-944, doi: 10.23919/DATE54114.2022.9774725. DOI: https://doi.org/10.23919/DATE54114.2022.9774725
29. Joshua, C., Garcia-Gasulla, D., Walsh, I., & Kotsis, K. (2025). Automated Timing Closure with Machine Learning: Case Studies and Practical Results.
30. Chen, H. T., Chang, C. C., & Hwang, T. (2009). Reconfigurable ECO cells for timing closure and IR drop minimization. IEEE transactions on very large scale integration (VLSI) systems, 18(12), 1686-1695. DOI: https://doi.org/10.1109/TVLSI.2009.2026478
31. S. Zheng, L. Zou, S. Liu, Y. Lin, B. Yu and M. Wong, "Mitigating Distribution Shift for Congestion Optimization in Global Placement," 2023 60th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2023, pp. 1-6, doi: 10.1109/DAC56929.2023.10247660. DOI: https://doi.org/10.1109/DAC56929.2023.10247660
32. Zuodong Zhang, Zizheng Guo, Yibo Lin, Runsheng Wang, and Ru Huang. 2022. AVATAR: an aging- and variation-aware dynamic timing analyzer for application-based DVAFS. In Proceedings of the 59th ACM/IEEE Design Automation Conference (DAC '22). Association for Computing Machinery, New York, NY, USA, 841–846. https://doi.org/10.1145/3489517.3530530 DOI: https://doi.org/10.1145/3489517.3530530
33. Subhendu Roy, Pavlos M. Mattheakis, Laurent Masse-Navette, and David Z. Pan. 2014. Clock tree resynthesis for multi-corner multi-mode timing closure. In Proceedings of the 2014 on International symposium on physical design (ISPD '14). Association for Computing Machinery, New York, NY, USA, 69–76. https://doi.org/10.1145/2560519.2560524 DOI: https://doi.org/10.1145/2560519.2560524
34. A. B. Kahng, S. Kang, H. Lee, S. Nath and J. Wadhwani, "Learning-based approximation of interconnect delay and slew in signoff timing tools," 2013 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP), Austin, TX, USA, 2013, pp. 1-8, doi: 10.1109/SLIP.2013.6681682. DOI: https://doi.org/10.1109/SLIP.2013.6681682
35. T. -W. Huang, G. Guo, C. -X. Lin and M. D. F. Wong, "OpenTimer v2: A New Parallel Incremental Timing Analysis Engine," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 4, pp. 776-789, April 2021, doi: 10.1109/TCAD.2020.3007319. DOI: https://doi.org/10.1109/TCAD.2020.3007319
36. Guo, L., Maidee, P., Zhou, Y., Lavin, C., Hung, E., Li, W., ... & Cong, J. (2023). Rapidstream 2.0: Automated parallel implementation of latency–insensitive FPGA designs through partial reconfiguration. ACM Transactions on Reconfigurable Technology and Systems, 16(4), 1-30. DOI: https://doi.org/10.1145/3593025
37. Y. -C. Lu, Z. Guo, K. Kunal, R. Liang and H. Ren, "INSTA: An Ultra-Fast, Differentiable, Statistical Static Timing Analysis Engine for Industrial Physical Design Applications," 2025 62nd ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2025, pp. 1-7, doi: 10.1109/DAC63849.2025.11132858. DOI: https://doi.org/10.1109/DAC63849.2025.11132858
38. W. Chen, H. Huang, M. Wei, P. Zou and J. Chen, "Virtual-Path-Based Timing Optimization for VLSI Global Placement," 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nangjing, China, 2022, pp. 1-3, doi: 10.1109/ICSICT55466.2022.9963291 DOI: https://doi.org/10.1109/ICSICT55466.2022.9963291
39. Lecler, J. J., & Baillieu, G. (2011). Application-driven network-on-chip architecture exploration & refinement for a complex SoC. Design Automation for Embedded Systems, 15(2), 133-158 DOI: https://doi.org/10.1007/s10617-011-9075-5
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 International Journal of Computational and Experimental Science and Engineering
This work is licensed under a Creative Commons Attribution 4.0 International License.
