Design, Testing, and Validation of SRAM Cells: From 6T to 10T Based on Identified Parameters
DOI:
https://doi.org/10.22399/ijcesen.1336Keywords:
SRAM,, Semiconductor Technology, Power Consumption, Simulation Tools, Memory Design, High-Speed PerformanceAbstract
Static Random Access Memory (SRAM) technology is the latest technology must advance to satisfy the high-speed performance and low power consumption requirements of contemporary devices. The design, testing, and validation of SRAM cells with configurations ranging from six transistors (6T) to ten transistors (10T) are thoroughly examined in this research work. The study's main goal is to pinpoint the crucial elements that affect SRAM cell performance, such as data retention voltages, power consumption, delay factors, stability measures, and noise margins.
Existing SRAM designs and their drawbacks are assessed through a thorough literature review, emphasizing the need for innovative SRAM design techniques. The process includes a thorough examination of important variables and the design and testing of several SRAM cell designs using sophisticated simulation tools. To guarantee robustness and reliability, every design from 6T to 10T is painstakingly created, simulated, and verified against a series of predetermined scenarios. The findings show how several SRAM layouts compare in terms of power efficiency, delay, stability, noise margin, and area efficiency. The study's conclusions offer helpful recommendations for improving SRAM designs in the future by weighing the trade-offs between stability, speed, and power consumption. By providing tested design methodologies that improve the performance and efficiency of SRAM cells, this research makes a substantial contribution to the field of semiconductor technology and meets the expanding demands of contemporary electronic gadgets.
References
[1]AkeI, I. A., Srinivasan, S. (2022). A Comparative Analysis of 6T and ST SRAM Cells for Low Power Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 30(1);50-60. https://doi.org/10.1109/TVLSI.2021.3109403
[2]Amara, A., Ould Abdeslam, D. (2021). Design and Stability Analysis of JOT SRAM Cells. Journal of Low Power Electronics and Applications. 11(4);42. https://doi.org/10.3390/jlpea11040042
[3]Bhunia, S., Mukhopadhyay, S. (2022). Power-Efficient SRAM Design Techniques: A Survey. ACM Computing Surveys. 54(2);30. https://doi.org/10.1145/3439875
[4]Calhoun, B. H., Chandrakasan, A. P. (2019). Static Noise Margin Variation for Sub-threshold SRAM in 65-nm CMOS. IEEE Journal of Solid-State Circuits. 41(7);1673-1679. https://doi.org/10.1109/JSSC.2006.870937
[5]Gupta, A., Rajput, R. (2020). A Novel 8T SRAM Cell for Low Voltage Operation. Microelectronics Journal. 90;104928. https://doi.org/10.1016/j.mejo.2019.104928
[6]Hamdioui, S., Atzori, L. (2021). SRAM Test and Repair Strategies for Nanoelectronics. IEEE Design Test. 38(3);60-69. https://doi.org/10.1109/MDAT.2020.3019517
[7]Itoh, K., Nakai, T. (2020). A 6T-SRAM Design for Low Power and High Stability. IEICE Transactions on Electronics. E103.C(2);87-96. https://doi.org/10.1587/transele.2019ECS6015
[8]Kang, S. M., Leblebici, Y. (2019). CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill Education. ISBN: 978-0072460537
[9]Kim, J., Park, C. (2022). Energy-Efficient SRAM Architectures for IoT Applications. IEEE Access. 10;15623-15634. https://doi.org/10.1109/ACCESS.2022.3148693
[10]Kumar, S., Singh, B. (2021). Design and Analysis of 10T SRAM Cell for High Stability. Microprocessors and Microsystems. 82;103946. https://doi.org/10.1016/j.micpro.2021.103946
[11]Lin, H., Yang, Y. (2020). Comparative Study of Different SRAM Cell Structures for Low Power Consumption. Journal of Semiconductor Technology and Science. 20(5);415-422. https://doi.org/10.5573/JSTS.2020.20.5.415
[12]Liu, F., Wang, C. (2019). Impact of Process Variations on the Performance of 6T SRAM Cells. Solid-State Electronics. 162;107625. https://doi.org/10.1016/j.sse.2019.107625
[13]Mukherjee, S., De, D. (2022). Evaluation of Power and Delay in 8T and 10T SRAM Cells. International Journal of Circuit Theory and Applications. 50(3);880-893. https://doi.org/10.1002/cta.3062
[14]SHANDILYA, R., & SHARMA, R. (2024). FIS: A Programmable Multi-Bit Fault Injection Server for Embedded System. International Journal of Computational and Experimental Science and Engineering, 11(1). https://doi.org/10.22399/ijcesen.674
[15]Anjaiah Talamala, Patro, A. K., & Pinninti, K. (2025). Implementation of An Ultra-Low-Power High-Speed CLB Using A Memory Element And Its Power Dissipation Analysis for FPGA with Quantum-dot Cellular Automata. International Journal of Computational and Experimental Science and Engineering, 11(1). https://doi.org/10.22399/ijcesen.1066
[16]BILLA, N. M., Prasadu PEDDI, & Manendra Sai DASARI. (2025). Design and Implementation of Hybrid Adaptive Neural Architecture for Self-Absorption in Virtual Machines. International Journal of Computational and Experimental Science and Engineering, 11(1). https://doi.org/10.22399/ijcesen.953
[17]Machireddy, C., & Chella, S. (2024). Reconfigurable Acceleration of Neural Networks: A Comprehensive Study of FPGA-based Systems. International Journal of Computational and Experimental Science and Engineering, 10(4). https://doi.org/10.22399/ijcesen.559
[18]S.Nagaraj, G. M. Sreerama Reddy, & S. Aruna Mastani. (2025). Design and Analysis of Novel Full Adder using ECRAAL. International Journal of Computational and Experimental Science and Engineering, 11(1). https://doi.org/10.22399/ijcesen.848
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 International Journal of Computational and Experimental Science and Engineering
This work is licensed under a Creative Commons Attribution 4.0 International License.
