Reusable UVM Architectures for Mixed-Signal Designs
DOI:
https://doi.org/10.22399/ijcesen.3761Keywords:
UVM, Mixed-Signal Verification, , Reuse, AMS VIP, , Analog Modeling, Verification IPAbstract
Contemporary mixed-signal System-on-Chip (SoC) solutions comprise more and more involved analog and digital modules. Although Universal Verification Methodology (UVM) testbenches have now become de facto industry standard for reusable digital verification IP (VIP), their reusability in mixed-signal environments is not yet fully explored. Conventional AMS verification flows are substantially dependent upon custom analog testbenches, in many instances leading to duplication of effort and atomistic approaches in work-flows within design teams. This paper presents a reusable UVM architecture that is organized into a structure to be used to a mixed-signal design. Incorporation of real-number modeling, uniform interface adapters and strong transaction-level stimulus extends a method between event-driven digital testbenches and continuous-time analog continuum. A case file is introduced on a reusable Analog-to-Digital Converter (ADC) verification IP, which manifestly exhibits gains in coverage, debug productivity and design cycle time. The methodology proposed is helpful to SoC teams so that aspects of faster closure with increased confidence can be made and at the same time provide standardization in reusable AMS VIP libraries that can be used in future designs.
References
1. Bergeron, J. (2006). Writing testbenches using SystemVerilog. Springer. https://doi.org/10.1007/0-387-36492-4
2. Kundert, K., & Chang, T. (2004). Design of mixed-signal systems. Springer.
3. Foster, H. D. (2015). Assertion-based design. Springer.
4. Nair, A., Mahapatra, P., Patil, R., & Jaiswal, A. (2013). AMS verification strategies using UVM. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE). https://doi.org/10.7873/DATE.2013.198
5. IEEE Standards Association. (2018). IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language (IEEE Std 1800-2017). IEEE. https://doi.org/10.1109/IEEESTD.2018.8299595
6. Venkataraman, S., Ravi, V., Kumar, S., & Bhattacharya, S. (2018). Reusable VIP for analog blocks. Proceedings of the International Conference on Computer-Aided Design (ICCAD). https://doi.org/10.1145/3240765.3240825
7. Cadence Design Systems. (2021). AMS Designer user guide. Cadence Design Systems.
8. Synopsys. (2020). AMS verification with VCS AMS. Synopsys, Inc.
9. Ecker, W., Baumgartner, M., & Mueller, W. (2014). Virtual prototyping for mixed-signal SoCs. Proceedings of the 51st Annual Design Automation Conference (DAC).
10. Ghenassia, F. (2005). Transaction-level modeling with SystemC. Springer.
11. Goel, S., & Foster, H. D. (2015). UVM primer. Verification Academy.
12. Cadence Design Systems. (2022). AMS emulation with Palladium Z2 [White paper]. Cadence Design Systems.
13. Holler, J., Bender, A., & Michel, A. (2020). Mixed-signal co-verification. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE).
14. Tan, K., Zhang, X., & Chen, L. (2019). Real-number modeling for high-speed analog. Proceedings of the Design Automation Conference (DAC).
15. IEEE Standards Association. (2017). IEEE Standard VHDL Analog and Mixed-Signal Extensions (VHDL-AMS) (IEEE Std 1076.1-2017). IEEE.
16. Accellera Systems Initiative. (2017). UVM class reference. Accellera Systems Initiative.
17. Cadence Design Systems. (2021). Verilog-AMS language reference manual. Cadence Design Systems.
18. Intel Corporation. (2020). Mixed-signal FPGA verification. Intel FPGA (Altera).
19. Mentor Graphics (Siemens EDA). (2020). Questa ADMS user guide. Siemens EDA.
20. ARM Ltd. (2018). Mixed-signal IP verification guide. ARM Limited.
21. Hennessy, J. L., & Patterson, D. A. (2018). Computer architecture: A quantitative approach (6th ed.). Morgan Kaufmann.
22. DAC AMS Tutorial. (2022). AMS verification trends. Proceedings of the Design Automation Conference (DAC).
23. IEEE Design & Test. (2020). Mixed-signal design challenges. IEEE Design & Test, 37(4), 7–10.
24. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. (2021). Reusable AMS verification IP. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(12), 2030–2035.
25. Gielen, G., Steyaert, M., & Sansen, W. (2019). Behavioral modeling for analog and mixed-signal blocks. Springer.
26. EDA Playground. (2022). Verilog-AMS open libraries. EDA Playground. https://www.edaplayground.com/
27. IC Design Forum. (2021). Best practices in RNM. IC Design Forum Proceedings.
28. CadenceLIVE. (2021). AMS VIP success stories. Cadence Design Systems.
29. DATE Workshop. (2021). Emerging AMS sign-off flows. Design, Automation & Test in Europe Workshop.
30. International Organization for Standardization. (2018). ISO/IEC 26262:2018 Road vehicles – Functional safety. ISO.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 International Journal of Computational and Experimental Science and Engineering
This work is licensed under a Creative Commons Attribution 4.0 International License.
