Low-Latency Communication Framework for Enterprise Server Simulation
DOI:
https://doi.org/10.22399/ijcesen.4175Keywords:
Shared-Memory Communication, Firmware Validation, Enterprise Server Simulation, Low-Latency Automation, Continuous IntegrationAbstract
The article discusses a shared-memory-based tooling framework that facilitates firmware validation processes in enterprise-grade server environments. The framework enables low-latency communication between test harnesses and simulation environments, such as Wind River Simics, by overcoming the key weaknesses of conventional simulator interfaces: command-line and socket-based communications. The architecture uses a file that is memory-mapped and can be accessed by both the simulator and the client application, with powerful synchronisation, abstraction of the command, and autonomous performance. Evaluation of the performance of IBM Power firmware validation workflows can be shown to achieve significant benefits in execution time with respect to the traditional methodology, with direct applications to memory controller configuration, service processor execution, and power state validation. The ability of the framework to be flexible to a wide variety of simulation environments, such as QEMU and Gem5/SystemC environments, demonstrates that it is a more general method of minimising inter-process communication latency. Combination with continuous integration/continuous delivery pipelines also increases the usefulness of the framework to enterprise firmware validation, allowing full automated testing and faster development cycles, and increasing system reliability of mission-critical applications.
References
[1] Jiming Sun et al., "Embedded Firmware Solutions: Development Best Practices for the Internet of Things,". https://library.oapen.org/bitstream/handle/20.500.12657/28169/1/1001825.pdf
[2] Peter Magnusson et al., "Simics: A Full System Simulation Platform," ResearchGate, 2002. https://www.researchgate.net/publication/2955586_Simics_A_Full_System_Simulation_Platform DOI: https://doi.org/10.1109/2.982916
[3] Boucif Amar Bensaber and Luca Foschini, "Performance evaluation of communications in distributed systems and web-based service architectures," ResearchGate, 2017. https://www.researchgate.net/publication/320918805_Performance_evaluation_of_communications_in_distributed_systems_and_web_based_service_architectures DOI: https://doi.org/10.1016/j.jocs.2017.10.004
[4] Wei-Wei Fan et al., "Review of Large-Scale Simulation Optimization," Springer, 2025. https://link.springer.com/article/10.1007/s40305-025-00599-8
[5] Maurice Herlihy & Nir Shavit, "The Art of Multiprocessor Programming," Morgan Kaufmann Publishers, Burlington, MA, 2008. https://cs.ipm.ac.ir/asoc2016/Resources/Theartofmulticore.pdf
[6] Rahul Goel, "Design Patterns For Enterprise Application," ResearchGate, 2025. https://www.researchgate.net/publication/390742051_Design_Patterns_For_Enterprise_Application DOI: https://doi.org/10.36948/ijfmr.2025.v07i02.41268
[7] Shinoy Vengaramkode Bhaskaran, "EnterpriseAI: A Transformer-Based Framework for Cost Optimization and Process Enhancement in Enterprise Systems," Computers, 2025. https://www.mdpi.com/2073-431X/14/3/106 DOI: https://doi.org/10.3390/computers14030106
[8] Abhay B. Rathod, "Performance Analysis of Multi-Core Systems in Multistage Interconnection Networks: Investigating Challenges in Inter-Processor Communication," ResearchGate, 2024. https://www.researchgate.net/publication/385870940_Performance_Analysis_of_Multi-Core_Systems_in_Multistage_Interconnection_Networks_Investigating_Challenges_in_Inter-Processor_Communication DOI: https://doi.org/10.52783/pmj.v34.i4.2022
[9] Argha Roy, "Performance Optimization Under A Virtualized Environment," Journal of Global Research in Computer Sciences. https://www.rroij.com/open-access/performance-optimization-under-a-virtualized-environment.php?aid=38317
[10] GeeksforGeeks, "Types of Software Architecture Patterns," 2025. https://www.geeksforgeeks.org/software-engineering/types-of-software-architecture-patterns/
[11] Abdulahi Akintayo Taiwo et al., "Computing Performance Optimization Through Parallelization: Techniques and Evaluation," ResearchGate, 2024. https://www.researchgate.net/publication/386233316_Computing_Performance_Optimization_Through_Parallelization_Techniques_and_Evaluation DOI: https://doi.org/10.58578/ijemt.v2i3.4210
[12] Jelica Protit, Milo Tomasevit, and Veljko Milutinovic, "Distributed Shared Memory: Concepts and Systems," University of Belgrade, 1996. https://www.dcc.fc.up.pt/~ines/aulas/CP/milosevicdsm96.pdf
[13] GitLab, "Continuous integration best practices,". https://about.gitlab.com/topics/ci-cd/continuous-integration-best-practices/
[14] Yehui Shi et al, "A New Generation of Hardware-in-the-loop Simulation Technology Combined with High-performance Computers and Digital Twins," Journal of Physics: Conference Series, 2022. https://iopscience.iop.org/article/10.1088/1742-6596/2218/1/012032/pdf DOI: https://doi.org/10.1088/1742-6596/2218/1/012032
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 International Journal of Computational and Experimental Science and Engineering

This work is licensed under a Creative Commons Attribution 4.0 International License.